Abstract: Owing to rapid changes of IC technologies, traditional design rule checking is becoming inadequate to assure satisfactory levels of IC manufacturability. This paper describes a new computer supported design analysis environment that improves the efJiciency of manufacturability assessment of new products. This environment, called MAPEX 2, is described in the paper along with some of its key procedures and algorithms. Illustrations of MAPEX 2 applications and performance jigures are provided as well.
Introduction
With the continuous and rapid increase in complexity of VLSI designs and fabrication technologies, new problems are encountered at the desigdmanufacturing interface [l] . The essence of these problems is in the mismatches between designs and the manufacturing process, leading to substantial degradation of IC manufacturability [2] . Such degradation, resulting mainly from inadequate yield, must be addressed by introduction of a new design-manufacturing paradigm of information exchange [3] . This paradigm involves two components: (a) Manufacturability assessment -which evaluates the manufacturability of finished designs before they are sent to the foundry, and (b) Yield analysis -which produces a ranked list of both product-related and process-related yield loss mechanisms for newly fabricated products.
In this paper we focus on manufacturability assessment environment. In particular, the tools that constitute such an environment are described in detail, along with a set of algorithms used to extract yield relevant parameters.
Design Attributes Extraction Environment
Any extraction environment assessing the desigdmanufacturing interface must extract yield relevant IC design parameters. Since the yield relevance of some parameters is not always obvious, and in some cases unexpected [3], the number of extracted circuit attributes must be extensive. Fig. 1 shows a block diagram of the necessary components of a complete design attributes extraction environment. As inputs the environment takes a layout andor netlist of a design. In addition it records process characteristics (defect densities etc.) as well as relevant design environment information.
The key extraction routines are:
Layout Reader -which scans in data from a mask database. Layout Connectivity Extractor -which identifies devices and connectivity between devices.
Layout Attributes Extractor -which extracts physical design attributes such as bounding box (die area), critical areas, and antennae.
Circuit Attributes Extractor -which extracts attributes such as transistor parameters (e.g., sizes) and interconnect parameters (e.g., lengths, number of vias).
Netlist Connectivity Extractor -which identifies functional blocks in a netlist and extracts connectivity between blocks. , to extract physical attributes and device connectivity from a layout. Another tool, NStats, was developed to extract structural attributes from a netlist. The data analysis tools in MAPEX 2 are built using S-Plus [6] .
In the remainder of this paper some of the algorithms implemented in MAPEX 2 are presented.
Select MAPEX 2 Capabilities
This section presents a set of algorithms to extract various IC design attributes that have been found to be relevant from a manufacturability perspective.
Physical Attribute Extraction

Extraction Tool Box
For a variety of extraction tasks, MAPEX 2 must perform a set of layout operations. These operations are made up of generic contour-based layout manipulation procedures [7] listed in Table 1 . The more complex operations are describe below. 
Extraction of Critical Area for Shorts
The defect sensitivity of a design is an important IC design attribute. One measure of a design's sensitivity is the critical area This measure of layout sensitivity is especially effective when modeling the yield loss in high-volume mature fabrication lines [8, 9, 10, 11, 12] . Critical area for shorts can be computed in various ways [13, 14] . Contour-based critical area extraction for shorts can be accomplished by using (for each conducting layer of the IC of interest) the following sequence of operations: Pseudo Code 1:
where BaseX is the region in which the critical area is being extracted, Crit-Data is the extracted critical area data.
The problem with Pseudo Code 1 lies in the complexity of the involved contour manipulation procedures taken from Table 1 . Essentially, the worst case complexity of these procedures is O(n2), where n is the number of geometrical shapes in the layout that a single defect may intersect. Such a complexity is unacceptable for the critical area extraction of large defects for a circuit with millions of transistors. To overcome this obstacle, a new critical area algorithm has been proposed [7]. This algorithm extracts critical area incrementally, using for a subsequent value of defect radius information obtained from the extraction of critical areas previously computed at smaller defect radii. Such a strategy is especially effective at reducing the number of geometrical shapes that a large defect may intersect. Consequently, the run time is dramatically reduced.
Pseudo Code 2 describes the extraction algorithm which uses the above strategy. It essential breaks down the extraction process into two parts. The first part extracts critical area for small defects using the operations of Pseudo Code 1. (The latter is more effective for small defects.) In the Pseudo Code 2 the following terms are used:
Passive Contour -a contour whose's expanded shape at a given defect radius is enclosed by the critical areas at the same defect radius.
Active Contour -a non-passive contour in the layout. Pass-C -set of passive contours. Act-C -set of active contours. Crit-R, -set of cntical area contours at a defect radius of RI. dri -incremental difference between defect radius R, and Rt+l.
The second part extracts critical area for large defects. From experimentation it was found that the second part is more effective for defects with radii greater than Rm.= s + wI2, where s and w are the minimum spacing and width design rules. A flow chart of the second part of the Pseudo Code 2 is shown in Fig. 7 . Graphical illustration of Pseudo Code 2 is given in Fig. 8 . 
Examples of the results obtained with the above critical area extraction algorithm are shown in Fig. 9 for three IC designs. The relevant aspects of the designs are also given in the figure, as are the execution times. The algorithm described by Pseudo Code 2 speeds up extraction by polynomial factor as a function of defect radii [7]. Fig. 10 shows the critical area curves obtained for different layers for the layout of Design B.
Extraction of Critical Area for-Opens
There are two attributes of a "good" electrical connection in an IC chip -physical continuity of the conducting paths and good electrical contact between conducting layers. This section discusses extraction of critical area for opens -a measure of IC layout sensitivity to missing-material spot defects -by considering both interconnect continuity and inter-layer contacts [15, 16] . A typical interconnect is a chain of conducting segments on different layers and a set of contact plugs formed to provide connection between these segments. Hence, to assess the probability of an
I. Expand contours by R, (Step 2).
11. Extract critical area contours at Ri (step 5).
111. Reduce critical area contours by R, and identify enclosed active contours (step 6).
IV. Expand enclosed active contours in 111 by
Ri and store in Pass-C (steps 7 and 8) I I V. Remove enclosed active contours in I11 from Act-C (step 9). open one needs to compute the critical area for each segment of an interconnect and for the contacts in the analyzed layout. Any segment of a VLSI interconnect can be viewed as a conducting path terminated with two or more contacting regions (see Fig. 11 ). Contacting regions are areas of the physical ohmic junction between different conducting layers. A conducting path is broken (open) if a spot defect spans two opposite edges of the conducting path. Consequently, the critical area of a conducting path for a defect of radius R, can be determined by constructing a set of points located within a distance equal to R from both edges of this path. Observe that such a set can be obtained by appropriate shifts of the edges of the conducting path (Fig. 11 ).
VI. Expand remainin active contours and extract critical area contours for defect rack
An open in a contacting region is assumed to occur when a defect covers the entire contacting area. To extract the critical area for contacts the algorithm in Pseudo Code 3 is used [16] . A flow chart of the algorithm is given in Fig. 12 . Illustration of the manipulation procedures for the extraction of critical areas of contact banks are given in Fig. 13 Lj -set of contacts of type j for a given layer (e.g., for the metal1 layer, contact types are metallfpoly contact or metallfmetall via).
M. -the minimum spacing between non-equipotential contacts oitype j . Non-equipotential contacts are those that are not part of a contact bank.
Nbank -is the failure criteria for contact banks, i.e., the number of contacts that must fail in a contact bank for the entire bank to Contact Ranks and Extract Critical fail. w -minimum width design rule of contact cut. Note, to accommodate the "rounding" of the contacts due to manufacturing, the following scaling function is used 
I
The above Pseudo Code was used to extract critical areas for opens from the layout of an industrial design (900,000 transistors, 0.8 pm CMOS technology). The extracted critical area data is shown in Fig. 14 . The table in Fig. 14 gives a summary of extraction times. In the above code w is the minimum width design rule.
Extraction of "Antenna" Condition
Small feature sizes in modern ICs are typically achieved using dry plasma-based processes. The problem with plasma processes is that they tend to charge floating conducting regions which are not connected to diffusion. (Until the last metal layer is laid down and etched, not all conductors will have paths to diffusion.) If such conductors are connected to the gate oxide, this charging can cause currents in the gate oxide, particularly in the proximity of oxide defects. Such currents can induce more trap states which in turn can amplify gate currents. In an extreme case, this can lead to gate oxide breakdown. This effect is called the "antenna effect" [ 181 due to the tendency of the floating conductors to act as antennae for gate oxide charging.
Floating conductors not connected to diffusion can occur during the following process steps: (a) polysilicon etching (b) etching of all metal layers (except the top metal layer), and (c) contactlvia etching. To evaluate the susceptibility of a design to the antenna effect, therefore, it is necessary to extract the following attributes from the design (see [19] ):
For gate oxide: area, perimeter, sourceldrain length, bird's beak
For contactslvias: area and perimeter length For any conducting layer (except the top metal layer): area and
In addition, all these attributes have to be extracted for only the floating portions of the interconnect. Therefore the extraction procedure must also be able to find the connectivity status of each node at each manufacturing step. The complete algorithm for extraction of antenna parameters is given in [19] . In this paper, 
Structural Design Attributes
In [20] it was shown that a good estimate of the layout density or critical area of an IC can be derived from a measure of "congestion of the netlist". It was also shown that a good measure of the congestion is the average neighborhood population of the circuit. The concept of neighborhood population has been used previously to model interconnect lengths [21] and is defined here in the following way. Let Distance(celll,cell2) be the number of cells traversed in the shortest path between cells I and 2 (in Fig. 15, Distance(a,g)=3) . The neighborhood population of a cell at level i, Ngh(cell)i, is the number of cells residing within a distance i from the cell (in Fig.  15 , Ngh(d)l=l(c,e~g,h)l=5, and Ngh(d)2=l{a,b}l=2). The total neighborhood population at level i, Angh, is the sum of neighborhood populations for all cells at level i. E.g., in Fig. 15, Anghl=22 .
Pseudo Code 8 can be used to extract the average neighborhood population of an IC design. It makes use of a routine Get-Neighbors() that recursively traces through nets to determine how many cells are within a given distance from a particular cell. Cells previously encountered by Get-Neighbors() are marked Example circuit used to define neighborhood population. using the routine Mark(). This places a marker on the cell to indicate at which level (or distance from the original cell) the cell was encountered. If subsequently the cell is re-encountered at a lower level the cell is remarked and the neighborhood populations are adjusted. Unmark-All-Cells() sets the level of all cells to 0. 
Pseudo
Conclusions
In this paper the key components of a design attributes extraction environment were described. In addition, representative algorithms to extract some of the more important design attributes relevant to assessing manufacturability, were presented. The chosen attributes, namely critical areas, minimum spacings and widths, and antennae, represent only some of the DFM IC design attributes. But they do illustrate the wide spectrum of extraction capabilities that one must implement.
The primary objective of any extraction environment is to provide the necessary data needed for cross-correlating design data with manufacturing data. Identifying key correlations provides manufacturing engineers with valuable information regarding deficiencies in the process [3] . It also provides designers and CAD tool developers with knowledge as to which design attributes should be minimized, and can point to sensitive areas in layouts that are susceptible to the dominant yield loss mechanisms [3] .
The above capabilities are key elements needed to bridge the growing gap found in the designlmanufacturing interface.
